

UNITED STATES PATENT APPLICATION

FOR

A GeBPSG TOP CLAD FOR A PLANAR LIGHTWAVE CIRCUIT

Inventors:

Fan Zhong
Michael Lennon

Prepared by:
WAGNER, MURABITO & HAO, LLP
Two North Market Street
Third Floor
San Jose, California 95113

A GeBPSG TOP CLAD FOR A PLANAR LIGHTWAVE CIRCUIT

5 FIELD OF THE INVENTION

10 The present invention relates generally to planar lightwave circuits. More particularly, the present invention relates to a method for growing an optical waveguide top cladding layer by plasma enhanced chemical vapor deposition (PECVD) with better gap filling capability and refractive index control.

BACKGROUND OF THE INVENTION

15 Planar lightwave circuits comprise fundamental building blocks for the modern fiber optic communications infrastructure. Planar lightwave circuits are generally devices configured to transmit light in a manner analogous to the transmission of electrical currents in printed circuit boards and integrated circuit devices. Examples include arrayed waveguide grating devices, integrated wavelength multiplexers/demultiplexers, optical switches, optical modulators, wavelength-independent optical couplers, and the like.

20 Planar lightwave circuits generally involve the provisioning of a series of embedded optical waveguides upon a semiconductor substrate (e.g., silicon), with the optical waveguides fabricated from one or more silica layers formed on

the underlying semiconductor substrate. Fabrication techniques required for manufacturing planar lightwave circuits using silica are generally well known.

Prior art Figure 1 shows a cross-section view of two planar optical waveguides of a conventional PLC. As depicted in Figure 1, the planar optical waveguides include two doped SiO_2 glass cores 10a-10b formed over a SiO_2 bottom cladding layer 12 which is on a silicon substrate 13. A SiO_2 top cladding layer 11 covers both the cores 10a-b and the bottom cladding layer 12. As described above, the refractive index of the cores 10a-b is higher than that of top cladding layer 11 and the bottom clad 12. Consequently, optical signals are confined axially within cores 10a-b and propagate lengthwise through cores 10a-b.

There are a number of problems with the prior art fabrication process for the PLC shown in Figure 1. One problem is the formation of crystallization areas within top cladding layer 11. Crystallization areas tend to form in the low density areas of the top cladding layer. Such low density areas are typically found in the high aspect ratio gaps, such as the gap between cores 10a-b.

Top cladding layer 11 is typically an SiO_2 layer doped with a Phosphorus dopant and a Boron dopant (e.g., BPSG). Those two dopants decrease the re-flow temperature of BPSG and able to adjust the refractive index such that it matches the refractive index of bottom cladding layer 13. The problem is the fact that during the PECVD (plasma enhanced chemical vapor deposition) process for top cladding layer 11, the top cladding layer material deposited between cores 10a-b tends to form seams or voids. To overcome this problem,

top cladding layer 11 is gradually built-up through a number of deposition and anneal cycles. This gradual top cladding layer build up process can fill the gap between cores 10a-b without forming voids, however, there are often low density areas in such gaps, where the material of top cladding layer 11 is less dense than in other areas. These low density areas lead to the formation of crystals. The Phosphorus and Boron dopants form BPO_4 crystals in the low density areas of the silica matrix.

Prior art Figures 2A and 2B show a side cutaway photograph of waveguide cores 20, top cladding layer 21, and BPO_4 crystallization areas 22. Figure 2A shows a case where there is a two micron gap between cores 20. Figure 2B shows a case where there is a four micron gap between cores 20. The BPO_4 crystals between cores 20 can significantly degrade the performance of the PLC, and particularly, active devices such as coupler PLCs wherein the geometry (e.g., the distance between cores 20) and the material properties of top cladding layer 21 between cores 20 are critical to the performance of the coupler.

Prior art Figure 3 shows a top-down view of a coupler PLC. As depicted in Figure 3, cores 10a-b form a coupling region wherein the distance between cores 10a-b and the material properties (e.g., consistent refractive index, uniformity, etc.) of the top cladding layer need to be precisely controlled. The top cladding layer between cores 10a-b in the coupling region needs free of crystallization.

A second problem is refractive index control of the top cladding layer. As multiple lots of PLC devices are fabricated, it is difficult to maintain a

consistent refractive index across the lots. Prior art BPSG top cladding layers are very sensitive with respect to anneal temperature and the Boron and Phosphorus dopant ratios. As described above, multiple deposition and anneal cycles are required to fill the high aspect ratio gaps. For example, there are typically at least six deposition/anneal cycles for top clad deposition for arrayed waveguide grating PLCs. Active PLC devices require at least seven top clad deposition/anneal cycles. The multiple deposition/anneal cycles introduce more thermal impacts on the cores (e.g., which can cause core deformation and shrinkage) and on the first few layers of the top clad. The multiple high temperature anneal cycles makes the refractive index hard to control due to migration of Phosphorus atoms. Additionally, high anneal temperatures require an extra 10 percent phosphorus dopant gas flow (e.g., PH_3) to place top clad refractive index within the correct range. This high phosphorus concentration in BPSG is the major source of refractive index variation from lot to lot.

A third problem is the fact that the large number of deposition/anneal cycles reduces the yield of the PLC device fabrication process. As described above, to reduce crystallization problems, six or more deposition/anneal cycles are used for AWG devices and seven or more deposition/anneal cycles are used for active PLC devices (e.g., couplers, etc.). The large number of deposition/anneal cycles increases the amount of time required to fabricate the PLC devices.

Thus what is required is a solution that eliminates the formation of crystallization areas within the top cladding layer of a PLC device. What is required is a solution that provides a predictable and stable refractive index for

the top cladding layer of a PLC device and renders the refractive index of the top cladding layer less sensitive to variation in the annealing procedure. What is further required is a solution that reduces the number of deposition/anneal cycles required to fabricate AWG PLC devices and active PLC devices. The present invention provides a novel solution to the above requirements.

09917438-074704

SUMMARY OF THE INVENTION

The present invention is a method of depositing a germanoborophosphosilicate glass (GeBPSG) top clad layer for an optical waveguide of a planar lightwave circuit. The present invention eliminates the formation of crystallization areas within the top clad layer and increases the refractive index stability of the top clad layer across an anneal temperature range. The present invention reduces the number of deposition/anneal cycles required to fabricate AWG PLC devices and active PLC devices.

In one embodiment, the present invention is implemented as a method of controlling the flow rates of three doping gases, a Ge dopant gas (e.g., GeH_4), a P dopant gas (e.g., PH_3), and a B dopant gas (e.g., B_2H_6) during top clad layer deposition for an optical waveguide of a planar lightwave circuit, to make a germanoborophosphosilicate glass (GeBPSG) top clad layer. The GeBPSG top clad layer for an optical waveguide of a planar lightwave circuit is fabricated by PECVD such that the top clad layer comprises three doping phases, GeO_2 , P_2O_5 , and B_2O_3 within a SiO_2 matrix. The flow rates of the Ge dopant, the P dopant, and the B dopant are controlled to form the GeBPSG top clad layer having precisely determined ratios of GeO_2 , P_2O_5 , and B_2O_3 .

Both GeO_2 and P_2O_5 in SiO_2 increase the refractive index. To keep the refractive index in target, the amount of P_2O_5 has to be reduced if GeO_2 is in the top clad material. The reduced concentration of P_2O_5 in comparison to prior art eliminates the formation of crystallization areas within the top clad layer and increases the refractive index stability of the top clad layer across an anneal temperature range. Elimination of crystallization in top clad also reduces the

number of deposition/anneal cycles required to fabricate AWG PLC devices and active PLC devices (e.g., couplers). The reduced amount of P_2O_5 (in comparison to a PSG-only doped top clad layer) significantly reduces the refractive index sensitivity of the top clad layer to anneal temperature.

09071438.0204
10/22/01 08:47:00

BRIEF DESCRIPTION OF THE DRAWINGS

The present invention is illustrated by way of example and not by way of limitation, in the Figures of the accompanying drawings and in which like reference numerals refer to similar elements and in which:

5

Prior art Figure 1 shows a cross-section view of a conventional planar optical waveguide device fabricated on a silicon substrate.

10

Prior art Figure 2A shows a first side cutaway photograph of prior art waveguide cores and their overlying top cladding layer.

Prior art Figure 2B shows a second side cutaway photograph of prior art waveguide cores and their overlying top cladding layer.

15

Prior art Figure 3 shows a top-down view of a coupler PLC showing a coupling region between two waveguide cores.

20

Figure 4 shows a cross-section view of an optical waveguide structure in accordance with one embodiment of the present invention prior to top cladding layer deposition.

25

Figure 5 shows a cross-section view of an optical waveguide structure in accordance with one embodiment of the present invention subsequent to top cladding layer deposition.

Figure 6 shows a graph depicting the wt% of P, B, Ge in GeBPSG top cladding layer fabricated by PECVD process.

Figure 7A shows a first side cutaway photograph of a waveguide core and a top cladding layer in accordance with one embodiment of the present invention.

Figure 7B shows a second side cutaway photograph of a waveguide core and a top cladding layer in accordance with one embodiment of the present invention.

Figure 8 shows a graph of the refractive index sensitivity of the GeBPSG top cladding layer in accordance with one embodiment of the present invention.

Figure 9 shows a flowchart of the steps of a GeBPSG top cladding layer deposition process in accordance with one embodiment of the present invention.

DETAILED DESCRIPTION OF THE INVENTION

Reference will now be made in detail to the embodiments of the invention, examples of which are illustrated in the accompanying drawings. While the invention will be described in conjunction with the preferred
5 embodiments, it will be understood that they are not intended to limit the invention to these embodiments. On the contrary, the invention is intended to cover alternatives, modifications and equivalents, which may be included within the spirit and scope of the invention as defined by the appended claims. Furthermore, in the following detailed description of the present invention,
10 numerous specific details are set forth in order to provide a thorough understanding of the present invention. However, it will be obvious to one of ordinary skill in the art that the present invention may be practiced without these specific details. In other instances, well known methods, procedures, components, and circuits have not been described in detail as not to obscure
15 aspects of the present invention unnecessarily.

Embodiments of the present invention are directed towards a method of depositing a GeBPSG top cladding layer for an optical waveguide of a planar lightwave circuit. The present invention eliminates the formation of
20 crystallization areas within the top cladding layer and increases the refractive index stability of the top cladding layer across an anneal temperature range. The present invention reduces the number of deposition/anneal cycles required to fabricate AWG PLC devices and active PLC devices. The present invention and its benefits are further described below.

Figure 4 shows a cross-section view of an optical waveguide structure 400 in accordance with one embodiment of the present invention. As depicted in Figure 4, optical waveguide structure 400 is shown in a state subsequent to etching to remove a core layer used to form cores 410a and 410b. Cores 410a-
5 b comprise doped SiO_2 glass cores formed over a SiO_2 bottom cladding layer 412 which is on a silicon substrate 413.

As depicted in Figure 4, cores 410a-b are disposed close together on bottom cladding layer 412, thereby forming a gap between them (e.g., typically
10 aspect ratio 2-3). It is critical that the gap be effectively filled during the subsequent top cladding layer deposition. As used herein, the term aspect ratio refers to the height of the cores 410a-b divided by the width of the gap between them. For example, in a case where the cores 410a-b are 6 microns high (e.g.,
15 from the top of the cores to bottom clad) and the gap is 2 microns wide, the aspect ratio is 3.

AWG devices and active PLC devices are highly dependent upon the precise fabrication of closely spaced waveguide cores such as cores 410a-b. It is critical that the gap between cores 410a-b is uniformly filled by top cladding
20 layer material without voids or seams, and that this gap is free of crystallization defects. The present invention uses a GeBPSG top cladding layer by PECVD process to lay down a top clad.

Figure 5 shows a cross-section view of the optical waveguide structure
25 400 after a GeBPSG top cladding layer in accordance with the present invention. As depicted in Figure 5, a top cladding layer 411 has been deposited across cores 410a-b and bottom cladding layer 412.

00917439 02041599
The GeBPSG top cladding layer in accordance with the present invention provides a number of advantages in comparison to the prior art. A first advantage is fact that the GeBPSG top cladding layer effectively fills the gap between the cores 410a-b and eliminates crystallization problems in the low density areas between cores 410a-b. The addition of Ge dopant to the top cladding layer reduces the amount of P dopant in the top cladding layer. High concentrations of P dopant is a major source of crystallization problems, as the phosphorus atoms tend to migrate towards the low density areas and seams between cores 410a-b to form PBO_4 crystals. The GeBPSG top cladding layer can completely eliminate the formation of PBO_4 crystals.

A second advantage is fact that the GeBPSG top cladding layer can fill the gap between cores 410a-b in four deposition/anneal cycles as opposed to the six to seven cycles required by the prior art. Thus, fewer deposition/anneal cycles are required to fill the gaps between cores 410a-b.

A third advantage is fact that the GeBPSG top cladding layer of the present invention has better refractive index anneal temperature stability in comparison to the prior art. The addition of the Ge dopant reduces the amount of P dopant required in the top cladding layer 412. High concentrations of P dopant in the top cladding layer 412 SiO_2 matrix is the major cause of lot-to-lot refractive index control problems. Hence, reducing P dopant concentrations in accordance with the GeBPSG top cladding layer of the present invention increases lot-to-lot refractive index uniformity.

0541330350
A fourth advantage is fact that the reduced number of deposition/anneal cycles required for the GeBPSG top cladding layer of the present invention increases the throughput of the overall PLC device fabrication line. The increased throughput improves the yield of the overall PLC device fabrication process.

Figure 6 shows a graph 600 depicting a doping window as used to prepare GeBPSG top cladding layer by PECVD in accordance with one embodiment of the present invention. In this embodiment, the P dopant gas is PH_3 , the B dopant gas is B_2H_6 , and the Ge dopant gas is GeH_4 .

As depicted in Figure 6, the wt% of P is shown on the left side of graph 600, the wt% of B is shown on the bottom of graph 600, and the wt% of Ge is shown on the right side of graph 600. Thus, graph 600 shows a map of the concentration of dopants.

As described above, during the deposition of the GeBPSG top cladding layer, the flow rates of the three doping gases (e.g., GeH_4 , PH_3 , and B_2H_6), are precisely controlled to make the germanoborophosphosilicate glass (GeBPSG) top clad layer match following requirements:

- a) the refractive index matching the refractive of the bottom clad layer;
- b) free of crystallization within the gaps; and
- c) completely filling the gaps having a width of 2.5 microns.

High concentration of P in BPSG causes crystallization problems. By reducing the PH_3 flow rate to make wt% of P less than 2.5 and adding GeH_4 flow to make wt% of Ge about 1, crystallization in the gap is totally eliminated.

A demarcation line, as shown by line 603, is defined on the graph 600. If wt% of P is over 2.5, crystallization in the gap begins to build up. On the other hand, excessively low wt% of P and B in GeBPSG degrades gap filling capability. As shown by line 601, the total wt% of P and B should be larger than 6.5 in
5 GeBPSG in order to fill 3 micron gaps. Below that doping level, poor filling characteristics, such as voids, begin to develop in the gaps. Line 602 shows that total wt% of P and B should be over 7.5 for completely filling the 2.5 micron gaps between waveguide cores. There is a limitation with regard to increasing wt% of B in GeBPSG as shown by line 604. Surface corrosion of
10 GeBPSG develops significantly if wt% of B is larger than 7. Thus, by precisely controlling the flow rate of GeO_2 , PH_3 , and B_2H_6 to make the wt% of Ge, P and B inside the doping window as shown by the cross-hatched area 605, a high quality GeBPSG top cladding layer can be deposited that is able to fill the 2.5 micron gaps without crystallization.

15 Figure 7A and Figure 7B shows a side cutaway photographs of waveguide cores 700 and top clad layer 701 in accordance with one embodiment of the present invention. Figure 7A shows a case where the gap between cores 700 is 2 microns wide. Figure 7B shows a case where the gap
20 between cores 700 is 4 microns wide. In both cases, the top cladding layer material between waveguide cores 700 is free of crystallization.

Figure 8 shows a graph 800 of the difference of refractive index sensitivity between GeBPSG and BPSG top cladding layers. Graph 800
25 depicts the refractive index (TE mode) sensitivity to different flow rates of PH_3 with and without GeH_4 flow. The refractive index is shown on the left side of graph 800. The PH_3 flow rate is shown on the bottom of graph 800.

Thus by adjusting the flow rates of the P dopant gas and the Ge dopant gas, the refractive index can be tuned and the film stress can be tuned. The sensitivity of the refractive index of GeBPSG to the P dopant gas (e.g., PH_3) is about 0.0004/sccm as shown by line 801, which is less than twice that of BPSG with a slope of 0.0011/sccm as shown by line 802. Small sensitivity of refractive index of top cladding layer has an advantage with regard to controlling refractive index uniformity from wafer to wafer and lot to lot. GeBPSG can reduce that refractive index sensitivity by a factor of 2 compared to BPSG, and thus provides better refractive index control for the top cladding layer.

Referring now to Figure 9, a flowchart of the steps of a process 900 in accordance with one embodiment of the present invention is shown. Process 800 depicts the process steps involved in depositing a GeBPSG top cladding layer in accordance with the present invention.

Process 900 begins in step 901, where a plurality of waveguide cores are prepared on a bottom cladding layer on a Si substrate. In step 902, doping gasses (e.g., Ge dopant, P dopant, and B dopant) are added with SiH_4 and N_2O in a PECVD system. In step 903, the ratio of the Ge dopant gas, the P dopant gas, and the B dopant gas are controlled to form the GeBPSG top cladding layer having precisely controlled wt% of Ge, P, and B dopants. As described above, the gaps between the cores are filled with no crystallization problems. In step 904, a thermal anneal process is performed with a temperature in a range of 950C to 1050C. As described above, the refractive index of GeBPSG is more stable with respect to anneal temperature in comparison to the prior

art, and thus, the refractive index control is improved in comparison to the prior art. Additionally, the GeBPSG top cladding layer requires fewer deposition and anneal steps in comparison to prior art, thus improving the yield of the overall PLC device fabrication process.

5

Thus, the present invention provides a method of depositing a GeBPSG top cladding layer for an optical waveguide of a planar lightwave circuit. The present invention eliminates the formation of crystallization areas within the top cladding layer and increases the refractive index stability of the top cladding layer across an anneal temperature range. The present invention reduces the number of deposition/anneal cycles required to fabricate AWG PLC devices and active PLC devices.

10
15

The foregoing descriptions of specific embodiments of the present invention have been presented for purposes of illustration and description. They are not intended to be exhaustive or to limit the invention to the precise forms disclosed, and obviously many modifications and variations are possible in light of the above teaching. The embodiments were chosen and described in order to best explain the principles of the invention and its practical application, thereby to enable others skilled in the art to best utilize the invention and various embodiments with various modifications as are suited to the particular use contemplated. It is intended that the scope of the invention be defined by the claims appended hereto and their equivalents.

20